BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//JH Technologies - ECPv6.18.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://www.jhtechnologies.com
X-WR-CALDESC:Events for JH Technologies
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20240310T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20241103T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20250219T080000
DTEND;TZID=America/Los_Angeles:20250220T150000
DTSTAMP:20250210T160911Z
CREATED:20241212T180246Z
LAST-MODIFIED:20250210T160911Z
UID:10250-1739952000-1740063600@www.jhtechnologies.com
SUMMARY:SMTA-Wafer Level Packaging 2025
DESCRIPTION:Wafer-Level Packaging Symposium\nFebruary 18-20\, 2025 | San Francisco\, CA\, USA\n\n\n\n\nFormatting Advanced Packaging for the AI Era\nThe evolution of Advanced Package Technology is experiencing substantial changes as system designs directly drive package performance requirements—an unprecedented development in the industry. Historically\, architects constructed circuits within packaging constraints to prevent undesirable outcomes. Nevertheless\, increasing transistor expenses and the demand for improved power efficiency necessitate advancing package technologies beyond conventional limits. The Wafer-Level Packaging Symposium will bring together the foremost experts in the semiconductor industry to examine all aspects of wafer-level packaging\, 3D device packaging\, advanced manufacturing\, and testing technologies. Positioned at the forefront of packaging technology evolution\, this conference offers global attendees the chance to engage with the latest technological and business trends in the heart of Silicon Valley.
URL:https://www.jhtechnologies.com/event/smta-wafer-level-packaging-2025/
ATTACH;FMTTYPE=image/png:https://www.jhtechnologies.com/wp-content/uploads/2024/12/2025_WLPS_Masthead.png
END:VEVENT
END:VCALENDAR