Header logo
Contact

SMTA Wafer-Level Packaging Symposium

Wafer-Level Packaging Symposium 2022

The Wafer-Level Packaging Symposium brings together the semiconductor industry’s most respected authorities to address all aspects of wafer-level, 3D device packaging, advanced manufacturing and test technologies.

LEARN MORE & REGISTER
calendar
2/15/2022 - 2/17/2022
location
Doubletree by Hilton
2050 Gateway Place
San Jose, CA 95110